IDTCSPU877D driver equivalent, 1.8v phase locked loop differential 1:10 sdram clock driver.
DESCRIPTION:
IDTCSPU877D
* 1 to 10 differential clock distribution
* Optimized for clock distribution in DDR2 (Double Data Rate) SDRAM applications
* Opera.
* Operating frequency: 125MHz to 340MHz
* Very low skew: ≤40ps
* Very low jitter: ≤40ps
* 1.8V AVDD and .
IDTCSPU877D
* 1 to 10 differential clock distribution
* Optimized for clock distribution in DDR2 (Double Data Rate) SDRAM applications
* Operating frequency: 125MHz to 340MHz
* Very low skew: ≤40ps
* Very low jitter: ≤40ps
.
Image gallery